final application project_ELD-302-aug21 (1)

.docx

School

Thomas Edison State College *

*We aren’t endorsed by this school

Course

302

Subject

Electrical Engineering

Date

Apr 3, 2024

Type

docx

Pages

Uploaded by CaptainMoon6898 on coursehero.com

Final Project OVERVIEW The final project consists of two parts. I only need the second part of the assignment completed. The second part consists of six simulation problems, covering design and testing of circuits and systems. It requires the use of Multisim software. Please only do the first part. Need the use of this book for certain questions: Floyd, T. L. (2015). Digital fundamentals (11th ed.). Pearson. ISBN: 978-0132737968 Course objectives covered in this project include CO 1, CO 2, CO 3, CO 4, CO 5, CO 6, CO 7 GENERAL PLAN All required work must be submitted in one document, including typed work, electronically generated work, and handwritten work (if necessary). Any electronically generated work, such as simulation screenshots, tables, drawings, and so forth may be directly inserted into the document. For handwritten work, write or draw it neatly, and out of context, on white or very light-colored paper with a pen, using only one side of the paper. Then scan or photograph the papers, ensuring that the images are clear, readable, and undistorted. Cut and paste these images into the document at the intended places. You will need to download the Final Project document in order to edit it. Presented in APA style. Part 2 The section is worth 60% of your final project. 1. Shift Register Counters and Logic Analyzer In this problem, you have to build the specified shift register counters in Multisim and display the output waveforms on a Logic Analyzer. The first one is an 8-stage Johnson counter. You built a 6-stage one in Virtual Lab 6, so it should not be a problem. But this time you have to connect all eight outputs to Logic Analyzer so you may get a display of all the waveforms at a glance. Provide a screenshot of the circuit only, and a separate one for the Logic Analyzer window, Copyright © 2021 by Thomas Edison State University. All rights reserved.

clearly displaying all the digital waveforms. The second one is the 10-bit ring counter, which is shown in Example 8-5. The logic diagram for a simple ring counter is shown in Figure 8-24. However, if we want to start with a given initial state, then we will have to use flip-flops that allow direct loading of the initial value. Build the ring counter in Multisim, and get it going with an initial value of 0110010000. Provide a screenshot of the circuit only, and a separate one for the Logic Analyzer window, clearly displaying all the digital waveforms. 2. Completing the Chapter 4 Applied Logic Activity This problem involves completing the Chapter 4 applied logic activity, “Seven Segment Display.” It is described on pages 230 to 234 in the electronic version of the textbook. You may skip the VHDL part. Open file AL04 in the Applied Logic folder on the website. Run the simulation on the decoder and display using your Multisim software. Observe the operation for the specified letters. Write a summary of your observations. Provide solutions for the 14 exercises in the activity. 3. Design a Binary Counter with Irregular Binary Count Sequence Design and test a binary counter with an irregular count sequence as shown below: 001 - 011 - 100 - 110 - 001 You will have to follow the six step procedure explained in Chapter 9 and demonstrated in Example 9-4. The states 0, 2, 5, and 7 are invalid states. After the counter has been designed and implemented, you have to also verify its correct operation, as you did in Experiment 3 of Virtual Lab 6, for Example 9-4. Design and implementation must be fully documented following Example 9-4. Verification should follow the procedure and documentation used in Experiment 3 of Virtual Lab 6. 4. Completing the Chapter 6 Applied Logic Activity This problem involves completing the Chapter 6 applied logic activity, “Traffic Signal Controller: Part 1.” It is described on pages 351 to 357 in the electronic version of the textbook. You may skip the VHDL part. Open Multisim file AL06 in the Applied Logic folder on the website. Run the simulation for the combinational logic unit of the traffic signal controller and observe the operation for each of the four states in the light sequence. Write a summary of your observations. Provide solutions for the 9 exercises in the activity. Copyright © 2021 by Thomas Edison State University. All rights reserved.

Your preview ends here

Eager to read complete document? Join bartleby learn and gain access to the full version