Write a VHDL program to design a circuit has 8-bit input data and 3-bit controlsignals (x, y, z). the output of the circuit as the following tableOutputXOO000111yOOK001XOL01Z01X011Data_out= Data_inData_out= Count of ones in Data_inHigh half of Data_out= Low half of Data_inLow half of Data_out= High half of Data_inData_out= Data_in * 3+5Data_outData_outall onesall zeros

Write a VHDL program to design a circuit has 8-bit input data and 3-bit control signals (x, y, z). the output of the circuit as the following table Output XOO 0 0 0 1 TTT 1 1 y 0 0 1 X 0 1 Z Data_out= Data_in 1 Data_out= Count of ones in Data_in 00 X 0 1 1 High half of Data_out= Low half of Data_in Low half of Data_out= High half of Data_in Data_out= Data_in * 3+5 Data_out all ones Data_out all zeros

Write a VHDL program to design a circuit has 8-bit input data and 3-bit control signals (x, y, z). the output of the circuit as the following table Output XOO 0 0 0 1 TTT 1 1 y 0 0 1 X 0 1 Z Data_out= Data_in 1 Data_out= Count of ones in Data_in 00 X 0 1 1 High half of Data_out= Low half of Data_in Low half of Data_out= High half of Data_in Data_out= Data_in * 3+5 Data_out all ones Data_out all zeros

Introductory Circuit Analysis (13th Edition)

13th Edition

ISBN:9780133923605

Author:Robert L. Boylestad

Publisher:Robert L. Boylestad

Chapter1: Introduction

Section: Chapter Questions

Problem 1P: Visit your local library (at school or home) and describe the extent to which it provides literature...

See similar textbooks

Similar questions

For the circuit below if selection lines S2S1S0=011 the output Z will be ____, if S2S1S0=100, Z will be ____, if S2S1S0=001, Z will be ____.
We want to design a digital circuit that converts Gray code (ABC) to Binary code (xyz). Set up a 8-to- 1 line multiplexer so that the output gives y as a function of ABC. "A" is given to the most significant bit of the control inputs of the multiplexer. "C" is given to the least significant bit of the control inputs of the multiplexer.
5. Assume d3d₂d₁do is a BCD number and derive Boolean expression for segments b,c,e,f,g in a seven segment display in terms of d3d₂d₁do g 4 d Based on your boolean expressions derive the values of b,c,e,f,g segments when i. d3d₂d₁do= (0100) 2 ii. d3d₂d₁do = (0111)₂ iii. d3d2d₁do (1000)2
Design the interfacing circuit shown below and write a program to display single digit (between 0 and 9) prime numbers followed by even numbers, the next odd numbers and repeats in 7-segment displays and its equivalent 8-bit binary value in LEDS. a) When displaying Prime numbers, the first 7-segment display must show "P" and the second 7-segment display must show prime numbers one by one b) When displaying Even numbers, the first 7-segment display must show "E" and the second 7-segment display must show even numbers one by one c) When displaying Odd numbers, the first 7-segment display must show "O" and the second 7-segment display must show even numbers one by one
Design a combinational circuit with the four inputs A,B.C, and D, and three outputs X, Y, and Z. When the binary input is odd number, the binary output is one lesser than the input. When the binary input is even number the binary output is one greate than the input. Implement the function using multiplexers with minimal input and select line.
Part 4: The data-input and data-select waveforms in Figure 7 are applied to the multiplexer. Determine the output waveform F in relation to the inputs. DO D1 D2 D3 1. so s1 Figure_7
Write a VHDL code for the following simple logic circuit. D- X1 X2 f X3
Design a code converter that converts a decimal digit from BCD to excess-3 code, the input variables are organized as (A BC D) respectively with A is the MSB, the output variables are organized as (W XY Z) respectively with W is the MSB, put the invalid decimal numbers as don't care. X= BCD'+B'D+B'C X= BC'D'+B'D+BC X= BC'D'+B'D+B'C X= BC'D'+BD+B'C
H.W :- 1) A four logic-signal A,B,C,D are being used to represent a 4-bit binary number with A as the LSB and D as the MSB. The binary inputs are fed to a logic circuit that produces a logic 1 (HIGH) output only when the binary number is greater than 01102-610. Design this circuit. 2) repeat problem 1 for the output will be 0 (LOW) when the binary input is less than 01112-710- Saleem Lateef
Consider a 2-bit parallel adder with ripple carry. It uses two full adders. It adds A1A0 to B1B0. Draw the adder and show all connections. Assuming that this adder will only add vectors (A1A0B1B0) that have odd parity AND neither number is 00, what is the average delay of the adder given that the outputs are initially high till the correct output is produced? Assume that the delay of a full adder is 6nsec.
Question:If you have two functions F(a,b,c) and G(a,b,c) to implement, what mux size and how many muxes would you need to implement F & G?My Comments:Is it as simple as using two 4-1 multiplexers because it will handle the 6 inputs? Or am I not understanding the function of a multiplexer?
1- 2- following blanks: VHDL statement is terminated with a Declarations usually include initial values. 4- 5- 6- 7- V- 8- The full name of ISE is A package in VHDL consists of In VHDL, Bus is a type of The basic structures in VHDL are and in VHDL represent focal information and update immediately.