Please do the followinga. Design a 256×8 RAM by adding minimal wiring and logic to two identical 256×4 RAM components. Label the widths (in bits/lines) of the ports Address, Data In, and Data Out for each 256×4 RAM you use and for the 256×8 RAM you implement.b. Design a 64K×8 RAM by adding minimal wiring and logic to a single provided 32K×16 RAM. (K = “kilo” = 1024)For each:Connect inputs and outputs of the larger box with those of the smaller boxes representing RAMs, possibly adding combinational logic building blocks (e.g., muxes, decoders, gates) that make the logic correct.For each bus that contains a multi-bit value (e.g., Address); use hatch marks and width annotations to mark how many bits are carried by that bus. You must specify the number of bits (width of bus) carried by each bus.When a larger bus splits into or is joined from smaller buses, you must show which bit ranges from the larger bus correspond to the width of each smaller bus, as shown in the examples below: AddressWrite1 EnableData InX RAMData OutRAM diagram 16[15:10][9:8][7:5][4:0]+23to5Bus splitting example[15:10]6235[9:8][7:5][4:0]16Bus joining example

Address Write 1 Enable Data In X RAM Data Out RAM…

Oh no! Our experts couldn't answer your question.

Don't worry! We won't leave you hanging. Plus, we're giving you back one question for the inconvenience.

Submit your question and receive a step-by-step explanation from our experts in as fast as 30 minutes.

You have no more questions left.

Message from our expert:

Our experts need more information to provide you with a solution. Please resubmit your question, making sure it's detailed and complete. We've credited a question to your account.

Your Question:

Please do the following

a. Design a 256×8 RAM by adding minimal wiring and logic to two identical 256×4 RAM components. Label the widths (in bits/lines) of the ports Address, Data In, and Data Out for each 256×4 RAM you use and for the 256×8 RAM you implement.

b. Design a 64K×8 RAM by adding minimal wiring and logic to a single provided 32K×16 RAM. (K = “kilo” = 1024)

For each:

Connect inputs and outputs of the larger box with those of the smaller boxes representing RAMs, possibly adding combinational logic building blocks (e.g., muxes, decoders, gates) that make the logic correct.
For each bus that contains a multi-bit value (e.g., Address); use hatch marks and width annotations to mark how many bits are carried by that bus. You must specify the number of bits (width of bus) carried by each bus.
When a larger bus splits into or is joined from smaller buses, you must show which bit ranges from the larger bus correspond to the width of each smaller bus, as shown in the examples below:

Address
Write
1 Enable
Data In
X RAM
Data Out
RAM diagram

16
[15:10]
[9:8]
[7:5]
[4:0]
+2
3
to
5
Bus splitting example
[15:10]
6
2
3
5
[9:8]
[7:5]
[4:0]
16
Bus joining example

Want to see the full answer?

Check out a sample Q&A here

See Solution

Knowledge Booster

Learn more about

Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.

Similar questions