For the following problems assume 1 kilobyte (KB) = 1024 bytes and1 megabyte (MB) = 1024 kilobytes. For this problem, assume you have address translation hardware with the following properties: 1. • Virtual addresses, physical addresses, and page table entries are 32 bits wide. The page size in the system is 4 KB. A virtual address is a page number followed by a byte offset within the page. (a) How many bits of the virtual address must be used for the offset, so that every byte in the page can have a unique address? (b) How many bits are left over in the virtual address to store the page number? (c) How many different page numbers does an address space in this system support? (You can express this as a power of two) (d) If a page table consists of a page table entry for each page number in an address space, how much space in MB would the page table take up if it were stored in physical memory?

For the following problems assume 1 kilobyte (KB) = 1024 bytes and1 megabyte (MB) = 1024 kilobytes. For this problem, assume you have address translation hardware with the following properties: 1. • Virtual addresses, physical addresses, and page table entries are 32 bits wide. The page size in the system is 4 KB. A virtual address is a page number followed by a byte offset within the page. (a) How many bits of the virtual address must be used for the offset, so that every byte in the page can have a unique address? (b) How many bits are left over in the virtual address to store the page number? (c) How many different page numbers does an address space in this system support? (You can express this as a power of two) (d) If a page table consists of a page table entry for each page number in an address space, how much space in MB would the page table take up if it were stored in physical memory?

Name: For the following problems assume 1 kilobyte (KB) = 1024 bytes and 1
Uploaded: 2024-03-20T06:51:23.000Z
Channel: Bartleby
Description: For the following problems assume 1 kilobyte (KB) = 1024 bytes and 1 megabyte (MB) =1024 kilobytes.%3D%3D1. For this problem, assume you have address translation hardware with the followingproperties:Virtual addresses, physical addresses, and page t

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter11: Operating Systems

Section: Chapter Questions

Problem 26VE

See similar textbooks

Similar questions

Question 8: A CPU generates 32-bit virtual addresses. The page size is 4 KB. The processor has a translation look-aside buffer (TLB) which can hold a total of 128 page table entries and is 4-way set associative. The minimum size of the TLB tag is: 01 02 0 3 04 1. 11 bits 2. 13 bits 3. 15 bits 4. 20 bits
Suppose you have a byte-addressable virtual address memory system with 16 virtual pages of 64 bytes each and 4-page frames. Assuming the following page table, answer the questions below: Page # Frame # Valid bit 0 2 1 1 3 1 2 - 0 3 0 0 4 1 1 5 - 0 6 - 0 7 - 0 a) Show the virtual address format, including the name and size of the fields. b) Show the physical address format, including the name and size of the fields. c) What physical address corresponds to the virtual address 0x00? Answer should be in hexadecimal number. (if the address causes a page fault, answer as "page fault" with the proper explanation) d) What physical address corresponds to the virtual address 0x42? Answer should be in hexadecimal number. (if the address causes a page fault, answer as "page fault" with the proper explanation) e) What physical address corresponds to the virtual address 0x72? Answer should be in hexadecimal number. (if the address causes a page fault, answer as "page…
In a certain computer, the virtual addresses are 32 bits long and the physical addresses are 48 bits long. The memory is word addressable. The page size is 16 kB and the word size is 2 bytes. The Translation Look-aside Buffer (TLB) in the address translation path has 64 valid entries. Hit ratio of TLB is 100% then maximum number of distinct virtual addresses that can be translated is K.
Suppose a computer system uses 16-bit addresses for both its virtual and physical addresses. In addition, assume each page (and frame) has size 256 bytes. How many bits are used for the page number? How many bits are used for the offset? With this system, what’s the maximum number of pages that a process can have? Suppose that each entry in the page table comprises 4 bytes (including the frame number, the valid bit, and miscellaneous “bookkeeping bits”). An OS uses an array to store the page table. What is the size of the page table? Furthermore, suppose the first 6 pages of a process map to frames 222 to 227 (as decimal numbers), and the last 5 pages of the process map to frames 1 to 5 (also decimal numbers). All other pages are invalid. Draw the page table, including the valid bit and the frame number.
6. Consider a logical address space of 16 pages of 2048 words each, mapped onto a physical memory of 4 frames. (a) How many bits are needed for addressing the total logical address? (b) How many bits are needed to indicate the page number? (c) How many bits are needed for addressing the physical address?
Suppose a computer system uses 16-bit addresses for both its virtual and physical addresses. In addition, assume each page (and frame) has size 256 bytes. How many bits are used for the page number? How many bits are used for the offset? 8 bits each. With this system, what’s the maximum number of pages that a process can have? 256 Suppose that each entry in the page table comprises 4 bytes (including the frame number, the valid bit, and miscellaneous “bookkeeping bits”). An OS uses an array to store the page table. What is the size of the page table? 1024 Bytes Furthermore, suppose the first 6 pages of a process map to frames 222 to 227 (as decimal numbers), and the last 5 pages of the process map to frames 1 to 5 (also decimal numbers). All other pages are invalid. Draw the page table, including the valid bit and the frame number. DONE Translate the following virtual addresses to physical addresses, and show how you obtain the answers. (Hint: You do not need to convert…
On a simple paging system with 224 bytes of physical memory, 256 pages of logical address space, and a page size of 210 bytes. 1. How many bits are needed to store an entry in the page table (how wide is the page table)? Assume a valid/invalid 1-bit is included in each entry. 2. If the page table is stored in the main memory with 250nsec access time, how long does a paged memory reference take? 3. If the page table is implemented using associative registers that takes 95nsec. and main memory that takes 200nsec, what is the total access time if 75% of all memory references find their entries in the associative registers?
Consider a logical address space of 256 pages with a 4-KB page size, mapped onto a physical memory of 64 frames. (book: 8.23) How many bits are required in the logical address? How many bits are required in the physical address?
Suppose a computer using set associative cache has 216 words of main memory and a cache of 128 blocks, and each cache block contains 8 words. If this cache is 2-way set associative, what is the format of a memory address as seen by the cache, that is, what are the sizes of the tag, set, and offset fields?
Consider the following portion of a page table from a system with 4 KiB (i.e., 4096 byte) pages. virtual page number physical page number 370 8 4 5 4. 37 5 3 Give the physical memory address of the byte with virtual memory address 12000. 2.
Suppose you have a byte-addressable virtual address memory system with 16 virtual pages of 64 bytes each and 4-page frames. Assuming the following page table, answer the questions below: Page # Frame # Valid bit 0 2 1 1 3 1 2 - 0 3 0 0 4 1 1 5 - 0 6 - 0 7 - 0 A. What physical address corresponds to the virtual address 0x42? Answer should be in hexadecimal number. (if the address causes a page fault, answer as "page fault" with the proper explanation) B. What physical address corresponds to the virtual address 0x72? Answer should be in hexadecimal number. (if the address causes a page fault, answer as "page fault" with the proper explanation) C. What physical address corresponds to the virtual address 0x84? Answer should be in hexadecimal number. (if the address causes a page fault, answer as "page fault" with the proper explanation)
Suppose a computer using direct mapped cache has 232232 words of main memory and a cache of 1024 blocks, where each cache block contains 32 words. How many blocks of main memory are there? What is the format of a memory address as seen by the cache, that is, what are the sizes of the tag, block, and word fields? To which cache block will the memory reference 000063FA16 map?