Consider two different implementations of the same instruction set architecture. The instructions can be divided into four classes according to their CPI (class A, B, C, and D). P1 with a clock rate of 2.5 GHz and CPIs of 1, 2, 3, and 3, and P2 with a clock rate of 3 GHz and CPIs of 2, 2, 2, and 2. Given a program with a dynamic instruction count of 1 million instructions divided into classes as follows: 10% class A 20% class B 50% class C and 20% class D Which implementation is faster? P1 None P2

Consider two different implementations of the same instruction set architecture. The instructions can be divided into four classes according to their CPI (class A, B, C, and D). P1 with a clock rate of 2.5 GHz and CPIs of 1, 2, 3, and 3, and P2 with a clock rate of 3 GHz and CPIs of 2, 2, 2, and 2. Given a program with a dynamic instruction count of 1 million instructions divided into classes as follows: 10% class A 20% class B 50% class C and 20% class D Which implementation is faster? P1 None P2

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

Consider two different implementations of the same instruction set architecture (ISA). The instructions can be divided into three classes according to their CPI (classes A, B, and C). P1 with a clock rate of 2,5 GHz and CPIS of 1, 2, and 3, and P2 with a clock rate of 3 GHz and CPIs of 2, 2, and 4. Given a program with a dyñamic instruction count of 5 x 10 instructions divided into classes as follows: 30% class A, 30% class B, and 40% class C. A. What is the global CPI for cach implementation? B. which is faster: P1 or P27 By how much? C. Find the clock cycles required in both cases. eet
Consider two different implementations of the same MIPS instruction set architecture. The instructions can be divided into three classes according to their CPI (R-type, I-type, J-type). P1 with a clock rate of 2.4 GHz and CPIs of 2, 3,and 4; and P2 with a clock rate of 2.8 GHz and CPIs of 3, 3, and 3. Given a program with a dynamic instruction count of 2.0E6 instructions divided into classes as follows: 25% R-type, 35% I-type, 40% J-type, which implementation is faster? What is the global CPI for each implementation? Find the clock cycles required in both cases.
4. Consider two different implementations of the same instruction set architecture. The instructions can be divided into four classes according to their CPI (class A, B, C, and D). P1 with a clock rate of 2.5 GHz and CPIs of 1, 2, 3, and 3, and P2 with a clock rate of 3 GHz and CPIs of 2, 2, 2, and 2. Given a program with a dynamic instruction count of 1.0E6 instructions divided into classes as follows: 10% class A, 20% class B, 50% class C, and 20% class D, which implementation is faster? What is the global CPI for each implementation
3. Consider two different implementations of the same instruction set architecture. The instructions can be divided into four classes according to their CPI (class A, B, C, and D). P1 with a clock rate of 2.5 GHz and CPIS of 1, 2, 3, and 3, and P2 with a clock rate of 3 GHz and CPIS of 2, 2, 2, and 2. Given a program with a dynamic instruction count of 1.0E6 instructions divided into classes as follows: 10% class A, 20% class B, 50% class C, and 20% class D, which implementation is faster? a. What is the global CPI for each implementation? b. Find the clock cycles required in both cases.
Consider two different implementations of the same instruction set architecture.The instructions can be divided into four classes according to their CPI (classA, B, C, and D). P1 with a clock rate of 2.5 GHz and CPIs of 2, 3, 4, and 4, andP2 with a clock rate of 3 GHz and CPIs of 2, 2, 3, and 1. Given a program witha dynamic instruction count of 1.0E6 instructions divided into classes asfollows: 10% class A, 20% class B, 50% class C, and 20% class D, whichimplementation is faster?
Considertwodifferentimplementationsofthesameinstruction set architecture. The instructions can be divided into four classes according to their CPI (class A, B, C, and D). P1 with a clock rate of 2.5 GHz and CPIs of 1, 2, 3, and 3, and P2 with a clock rate of 3 GHz and CPIs of 2, 2, 2, and 2. Given a program with a dynamic instruction count of 1.0E6 instructions divided into classes as follows: 10% class A, 20% class B, 50% class C, and 20% class D, which implementation is faster? a. WhatistheglobalCPIforeachimplementation?
2-Consider two different implementations of the same instruction set architecture. The instructions can be divided into five classes according to their CPI (class A, B, C, D and E). P1 with a clock rate of 2.5 GHz and CPIS of 5, 3, 4, 2, and 3 and P2 with a clock rate of 2 GHz and CPIS of 3, 4, 2, 6, and 3. a. Given a program with a dynamic instruction count of 1.0E8 instructions divid- ed into classes as follows: 25% class A, 15% class B, 25% class C , 25% class D, and 10% class E which implementation is slower? P1 or P2? b. What is the global CPI for each implementation? c. Find the clock cycles required in both cases.
Consider two different implementations, P1 and P2, of the same instruction setarchitecture. There are four classes of instructions (A, B, C, and D).P1 has a clock rate of 1.5 GHz and CPI for each instruction class is as follows:Class CPI for this classA 1B 2C 3D 4P2 has a clock rate of 2.0 GHz and CPI for each instruction class is as follows:Class CPI for this classA 2B 2C 2D 2a. Given a program with 106 instructions divided into classes as follows: 10% classA, 20% class B, 50% class C and 20% class D, which implementation is faster?
Consider two different implementations, 1 and 12, of the same instruction set. There are three classes of instructions (A, B, and C) in the instruction set. I1 has a clock rate of 6GHZ, and 12 has a clock rate of 3GHZ. The average number of cycles for each instruction class on 1 and 12 is given in the following table: CPI on 12 C1 Usage C2 Usage Class CPI on 11 C3 Usage A 2. 40% 40% 50% 40% 20% 25% 5 20% 40% 25% The table also contains a summary of average proportion of instruction classes generated by three different compilers. C1 is a compiler produced by the makers of 1, C2 is produced by the makers of 12, and the other compiler is a third-party product. Assume that each compiler uses the same number of instructions for a given program but that the instruction mix is as described in the table. Using C1 on both 1 and 12, how much faster can the makers of 1 claim 1 is compared to 12? Using C2, how much faster can the makers of 12 claim that 12 is compared to 1?
Consider two different implementations of the same instruction set architecture. The instructions can be divided into three classes according to their CPI (class A, B, C). P1 with a clock rate of 2.5 GHz and CPIs of 1, 2, and 3, and P2 with a clock rate of 3 GHz and CPIs of 2, 2, 2. Given a program with a dynamic instruction count of 1.0E6 instructions divided into classes as follows: 30% class A, 30% class B, 40% class C, which implementation is faster? What is the global CPI for each implementation? Find the clock cycles required in both cases.
Consider two different implementations of the same instruction set architecture. The instructions can be divided into four classes according to their CPI (class A, B, C and D). P1 with a clock rate of 3GHz and CPIs of 3, 2, 1, 4, and P2 with a clock rate of 2.5GHz and CPIs of 2, 2, 2, 2. Processor Class A Class B Class C Class D P1 3 2 1 4 P2 2 2 2 2 Given a program with a dynamic instruction count of 1.0E5 instructions divided into classes as follows: 10% class A, 30% class B, 40% class C, and 20% class D. Which implementation is faster? What is the global CPI for each implementation? Find the clock cycles required in both cases?
Implement the algorithm for MARIE architecture (e.g., Q3_MARIE.mas) A screenshot of the final execution states for a "test case" of your MARIE assembly code. Note your program needs to be general to take any input values using input instructions. However, a test input is used just to create a screenshot. (e.g., Q3_MARIE.PNG/JPG) The numbers of instructions in Q3_INSTRS.docx (Word document) Q3. Factorial (Iterative algorithm) - Use Q1 Get a user input of one non-negative integer numbers: A Calculate C is a factorial of A Print C Test case: A=4 Output should be 24